Started working on FPGA sheet.
This commit is contained in:
@@ -91,7 +91,18 @@
|
||||
8,
|
||||
9
|
||||
],
|
||||
"col_widths": [],
|
||||
"col_widths": [
|
||||
162,
|
||||
147,
|
||||
91,
|
||||
67,
|
||||
91,
|
||||
91,
|
||||
91,
|
||||
71,
|
||||
91,
|
||||
91
|
||||
],
|
||||
"custom_group_rules": [],
|
||||
"expanded_rows": [],
|
||||
"filter_by_net_name": true,
|
||||
@@ -103,7 +114,7 @@
|
||||
"show_unconnected_nets": false,
|
||||
"show_zero_pad_nets": false,
|
||||
"sort_ascending": true,
|
||||
"sorting_column": -1
|
||||
"sorting_column": 0
|
||||
},
|
||||
"open_jobsets": [],
|
||||
"project": {
|
||||
|
||||
Reference in New Issue
Block a user