This website requires JavaScript.
Explore
Help
Register
Sign In
fumyuun
/
svgb
Watch
1
Star
0
Fork
You've already forked svgb
0
Code
Issues
Pull Requests
Projects
Releases
Wiki
Activity
3191a19f7e
svgb
/
rtl
/
cpu
/
registers.sv
7 lines
95 B
Systemverilog
Raw
Blame
History
module
registers
(
input
logic
clk_i
,
input
logic
nreset_i
)
;
endmodule
:
registers
Reference in New Issue
View Git Blame
Copy Permalink