fumyuun/svgb
1
0 Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
29 Commits 1 Branch 0 Tags
06746f71fb9bc05405ec44c43c47f49958e5e0bd
T
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
fumyuun 06746f71fb WIP PPU LX/LY registers 
Removed second reg16 read port - no longer needed.
2023-10-03 20:44:28 +01:00
build
WIP PPU LX/LY registers
2023-10-03 20:44:28 +01:00
rtl
WIP PPU LX/LY registers
2023-10-03 20:44:28 +01:00
sim
WIP on PPU io registers
2023-10-02 22:47:32 +01:00
synthflow @ 1486728ced
Complete rewrite from scratch, bootstrap WIP
2023-10-01 23:00:56 +01:00
.gitignore
Complete rewrite from scratch, bootstrap WIP
2023-10-01 23:00:56 +01:00
.gitmodules
Initial work on build system
2021-02-15 21:40:12 +00:00
README.md
Initial commit
2021-02-15 14:54:08 +01:00

README.md

svgb

Reference in new issue View Git Blame Copy Permalink
S
Description
No description provided
Readme
102 KiB
0 Stars 1 Watchers 0 Forks
Languages
SystemVerilog 88%
C 11.5%
Makefile 0.5%