7cec002e1aa785d0411b9727ba844c10d57a4c87
In order to get through bootstrap process
Description
Languages
SystemVerilog
88%
C
11.5%
Makefile
0.5%