Simple makefile to build testbench in vivado. Testbench currently just has a clock and a reset. Empty gb top module.
svgb
Description
Languages
SystemVerilog
88%
C
11.5%
Makefile
0.5%