Initial work on build system

Simple makefile to build testbench in vivado.
Testbench currently just has a clock and a reset.
Empty gb top module.
This commit is contained in:
2021-02-15 21:40:12 +00:00
parent 1a6259caa1
commit e56afb8c9e
6 changed files with 40 additions and 0 deletions

5
build/tb_top.Makefile Normal file
View File

@@ -0,0 +1,5 @@
TB = tb_top
SOURCES = gb.sv tb_top.sv
PATH_SRC = ../rtl:../sim/tbench
include ../synthflow/vivado/Makefile.rules