Initial work on build system
Simple makefile to build testbench in vivado. Testbench currently just has a clock and a reset. Empty gb top module.
This commit is contained in:
@@ -0,0 +1,5 @@
|
||||
TB = tb_top
|
||||
SOURCES = gb.sv tb_top.sv
|
||||
PATH_SRC = ../rtl:../sim/tbench
|
||||
|
||||
include ../synthflow/vivado/Makefile.rules
|
||||
Reference in New Issue
Block a user